L Number	Hits	Search Text	DB	Time stamp
1	1125	712/22,23,24.ccls.	USPAT; US-PGPUB; EPO; JPO; IBM_TDB	2004/10/17 10:16
2	4296	718/1,104,,105,106,107.ccls.	USPAT; US-PGPUB; EPO; JPO; IBM_TDB	2004/10/17 10:16
3	2	multi$thread$1 near processor$1 same part$1	USPAT; US-PGPUB; EPO; JPO; IBM_TDB	2004/10/17 10:17
4	4	712/22,23,24.ccls. and (multi$thread$1 near processor$1 same execut$4)	USPAT; US-PGPUB; EPO; JPO; IBM_TDB	2004/10/17 10:21
5	18	(712/22,23,24.ccls. or 718/1,104,,105,106,107.ccls.) and (multi$thread$1 near processor$1 same execut$4)	USPAT; US-PGPUB; EPO; JPO; IBM_TDB	2004/10/17 10:32
6	1	(712/22,23,24.ccls. or 718/1,104,,105,106,107.ccls.) and (multi$thread$1 near processor$1 same execut$4 same decode$2)	USPAT; US-PGPUB; EPO; JPO; IBM_TDB	2004/10/17 10:32
7	6	multi$thread$1 near processor$1 same execut$4 same decode$2	USPAT; US-PGPUB; EPO; JPO; IBM_TDB	2004/10/17 10:36
8	183	(multi$thread$1 or super$scalar) near processor$1 same execut$4 same decode$2	USPAT; US-PGPUB; EPO; JPO; IBM_TDB	2004/10/17 10:36
9	180	super$scalar near processor$1 same execut$4 same decode$2	USPAT; US-PGPUB; EPO; JPO; IBM_TDB	2004/10/17 10:37
10	50	712/22,23,24.ccls. and (super$scalar near processor$1 same execut$4 same decode$2)	USPAT; US-PGPUB; EPO; JPO; IBM_TDB	2004/10/17 10:36
11	46	(712/22,23,24.ccls. and (super$scalar near processor$1 same execut$4 same decode$2)) and @ay <= "2001"	USPAT; US-PGPUB; EPO; JPO; IBM_TDB	2004/10/17 10:37
12	52	super$scalar near processor$1 same decode$2 same execut$4 near units	USPAT; US-PGPUB; EPO; JPO; IBM_TDB	2004/10/17 10:38
13	20	712/22,23,24.ccls. and (super$scalar near processor$1 same decode$2 same execut$4 near units)	USPAT; US-PGPUB; EPO; JPO; IBM_TDB	2004/10/17 10:38
-	2	(ILP sane SMP same alternatively) and (storage with (buffer$1 or locations) same thread$1 same data)	USPAT; US-PGPUB; EPO; JPO; IBM_TDB	2004/10/15 12:51
-	1	(ILP sane SMP same super$scalar near2 processor$1) and (storage with (buffer$1 or locations) same thread$1)	USPAT; US-PGPUB; EPO; JPO; IBM_TDB	2004/10/15 12:52

-		71	(ILP sane SMP same super$scalar near2 processor$1) and (storage with (buffer$1 or locations) same data)	USPAT; US-PGPUB; EPO; JPO; IBM_TDB	2004/10/15 13:32
-		3	(712/22,23,24.ccls. or 718/1,104,,105,106,107.ccls.) and ((ILP sane SMP same super$scalar near2 processor$1) and (storage with (buffer$1 or locations) same data))	USPAT; US-PGPUB; EPO; JPO; IBM_TDB	2004/10/15 13:32

Google™

superscalar processor thread-level paralleli   Search   Advanced Search
                                                          Preferences

Web Results **1 - 10** of about **911** for <u>superscalar</u> <u>processor</u> <u>thread-level</u> <u>parallelism</u> <u>simultaneous</u>. (0.19 se

"Converting **Thread-Level Parallelism** to Instruction-Level ...
... multiple-issue hardware on a **superscalar** is wasted. ... parallel applications on an SMT
processor is its ability to use **thread-level parallelism** and instruction ...
www.cs.washington.edu/research/ smt/papers/tlpabstract.html - 5k - <u>Cached</u> - <u>Similar pages</u>

Simultaneous Multithreading home page
... Converting **Thread-Level Parallelism** Into Instruction-Level **Parallelism** via ... or 2 to
4 **superscalar** processors on ... chip) are another emerging **processor** design that ...
www.cs.washington.edu/research/smt/ - 28k - <u>Cached</u> - <u>Similar pages</u>
[<u>More results from www.cs.washington.edu</u>]

Real World Technologies - Alpha EV8 (Part 2): **Simultaneous** Multi ...
... form of **parallelism** is called **Thread Level Parallelism** or TLP. ... or programs on a single
processor by running ... in a four way **superscalar processor** (unused slots ...
www.realworldtech.com/ page.cfm?ArticleID=RWT122600000000 - 39k - <u>Cached</u> - <u>Similar pages</u>

Real World Technologies - Alpha EV8 (Part 3): **Simultaneous** Multi ...
... Alpha EV8 (Part 3): **Simultaneous** Multi-Threat. ... to MPU design that can exploit **thread
level parallelism** (TLP ... 3 or 4 issue wide **superscalar processor** core shipping ...
www.realworldtech.com/page. cfm?ArticleID=RWT011601000000&p=3 - 36k -
<u>Cached</u> - <u>Similar pages</u>
[<u>More results from www.realworldtech.com</u>]

[PDF] Exploiting Speculative **Thread-Level Parallelism** on a SMT **processor**
File Format: PDF/Adobe Acrobat - <u>View as HTML</u>
... higher performance than a **superscalar processor** using the ... fact that all **simultaneous**
threads are ... architecture to exploit **thread-level parallelism**, in addition ...
people.ac.upc.es/antonio/ conferences/pmarcue_hpcn_1999_paper.pdf - <u>Similar pages</u>

Converting **Thread-Level Parallelism** to Instruction-Level ...
... Tullsen", title = "Converting **Thread-Level Parallelism** to Instruction ... 1993 127
superscalar microprocessor (context ... 66 An elementary **processor** architecture with ...
citeseer.ist.psu.edu/40484.html - 27k - <u>Cached</u> - <u>Similar pages</u>

[PPT] Lecture 25
File Format: Microsoft Powerpoint 97 - <u>View as HTML</u>
... 13. **Simultaneous** Multithreading (SMT). ... ie, convert **thread-level parallelism** into
more ILP. ... 6.44 HP3). A **superscalar processor** with no multithreading. ...
www.cs.unc.edu/~montek/teaching/ fall-03/lectures/lecture-25.ppt - <u>Similar pages</u>

[PPT] **Simultaneous** Multithreading
File Format: Microsoft Powerpoint 97 - <u>View as HTML</u>
... Choice: Instruction Fetch and Issue on an Implementable **Simultaneous** Multithreading
Processor , in Proceedings of ... **Thread Level Parallelism** (TLP). ... **Superscalar**. ...
www-2.cs.cmu.edu/~pratyus/courses/smt.ppt - <u>Similar pages</u>

Converting **Thread-Level Parallelism** to Instruction-Level ...
... is a way to exploit both **thread level parallelism** <TLP> and ... units were swamped on
another **processor** within the ... of building a wide issue **superscalar** SMT really ...

h   g gec   e ch h e   e c   ce   he   e e   e

www.cs.wisc.edu/~david/ courses/cs838/notes/09-18-03.html - 19k - Cached - Similar pages

Simultaneous multithreading resources
... applying only a reasonable number of changes to a modern **superscalar processor**. ...
Exploiting Speculative **Thread-Level Parallelism** on a SMT **processor** by Pedro ...
www.princeton.edu/~jdonald/research/hyperthreading/ - 31k - Cached - Similar pages

Goooooooooogle ▶

Result Page: **1** 2 3 4 5 6 7 8 9 10   **Next**

```
superscalar processor thread-lev    Search
```

Search within results | Language Tools | Search Tips | Dissatisfied? Help us improve

Google Home - Advertising Programs - Business Solutions - About Google

©2004 Google

h   g g e c   e ch h e   e c   ce   h e   e e   e